



#-VALUE CHANGES FOR DIFFERENT OPTIONS

○ = D.C. CONDITIONS (VOLTS)
(USE HIGH IMPEDENCE PROBE)




07A	MINOR UPDATE TO THE LAYOUT	SSAHI			06-09-00
06A	MINOR UPDATE	SSAHI			06-07-00
05A	UPDATE	SSAHI			05-05-00
04A	SMD PARTS ADDED	BENC			07-10-99
03A	CYCLIC KEYING MODIFICATION	BENC			
REV/ISS	AMENDMENTS	DRAWN	CHKD	D.O.	APVD DATE

© TAIT ELECTRONICS			
T850/T870 VCO			
IPN:	ISSUE:	ID:	
220-01145-07	A	2.S.C. 1	
PROJECT:	DESIGNER:	FILE NAME:	FILE DATE:
T850	SSAHI	1145_07a	6-Sep-00
			NO.SHEETS: 1



TAIT ELECTRONICS	IPN:	ISS:	ID:	DATE:
	220-01145-07	07	1.TA	6 Sep 2000
T850/T870VCO PCB LAYOUT - TOP SIDE				

Scale: 2.5:1 ; Rotation: 0 degrees



TAIT ELECTRONICS	IPN:	ISS:	ID:	DATE:
	220-01145-07	07	2.BA	6 Sep 2000
T850/T870VCO PCB LAYOUT - BOTTOM SIDE				

Scale: 2.5:1 ; Rotation: 0 degrees